## IN THE CLAIMS

Please amend the claims as follows:

1	1.	(currently amended) A differential amplifier circuit comprising:
2		a first differential amplifier for receiving a pair of differential input signals to generate a first output;
<b>4</b> 5	,	a second differential amplifier for receiving said pair of differential input signals to generate a second output; and
6 7 8		a summing circuit for summing said first output of said first differential amplifier and said second output of said second differential amplifier to provide a common output for said differential amplifier circuit; and
9 10 11		a reference voltage generation circuit for providing a reference voltage signal to said summing circuit, wherein said reference voltage generation circuit is a differential amplifier.
1 2	2. ampl	(original) The differential amplifier circuit of Claim 1, wherein said first differential lifter is an n-channel differential amplifier.
1 2 3	_	(original) The differential amplifier circuit of Claim 2, wherein said first differential lifter includes a pair of n-channel transistors for receiving said pair of differential inputals, respectively.
1 2	4. amp	(original) The differential amplifier circuit of Claim 1, wherein said second differential lifier is a p-channel differential amplifier.

- (original) The differential amplifier circuit of Claim 1, wherein said second differential 1
- amplifier includes a pair of p-channel transistors for receiving said pair of differential input 2
- signals, respectively. 3

5

- 6. (original) The differential amplifier circuit of Claim 1, wherein said summing circuit is 1
- an n-channel differential amplifier. 2
- 7. (currently amended) The differential amplifier circuit of Claim 6 1, wherein said summing 1
- circuit includes an pair of n-channel transistors for receiving pair, wherein a first transistor of said 2
- n-channel transistor pair receives said voltage reference signal from said reference voltage 3
- generation circuit, wherein a second transistor of said n-channel transistor pair receives combined 4
  - and output signals from said first output of said first differential amplifier and said second output
- of said second differential amplifier. 6
- 8. (currently amended) The differential amplifier circuit of Claim 7 1, wherein said reference 1
- 2 voltage generation circuit is a p-channel differential amplifier eircuit further includes a reference
- 3 voltage generation circuit for providing said-reference voltage for said summing circuit.
- 9. (currently amended) The differential amplifier circuit of Claim 8, wherein said reference 1
- voltage reference generation circuit receives an active low ENABLE P signal includes a 2
- differential amplifier having inputs connected to an output of said differential amplifier. 3
- 10. (original) The differential amplifier circuit of Claim 1, wherein said first and second 1
- differential amplifiers receive an active low ENABLE N signal. 2
- (original) The differential amplifier circuit of Claim 10, wherein said summing circuit 11. 1
- receives an active low ENABLE P signal. 2

Amendment under 37 C.F.R. § 1.111

Page 3

BU030077.AM1

- 1 12. (original) The differential amplifier circuit of Claim 11, wherein said summing circuit
- 2 includes a clamp device to hold said common output high when said ENABLE\_P signal is low.
- 1 13. (original) The differential amplifier circuit of Claim 1, wherein said first differential
- amplifier receives a gate control voltage V<sub>CMN</sub> to control the current through an n-channel
- transistor within said first differential amplifier in a consistent and predictable manner using a
- 4 current mirror technique.
- 14. (original) The differential amplifier circuit of Claim 1, wherein said second differential
- amplifier receives a gate control voltage V<sub>CMP</sub> to control the current through a p-channel transistor
- within said second differential amplifier in a consistent and predictable manner using a current
- 4 . mirror technique.
- 15. (original) The differential amplifier circuit of Claim 1, wherein said summing circuit
- 2 receives a gate control voltage V<sub>CMN</sub> to control the current through an n-channel transistor within
- said summing circuit in a consistent and predictable manner using a current mirror technique.